Efficient FPGA implementation of sharp FIR filters using the FRM technique
نویسندگان
چکیده
منابع مشابه
Efficient Multi-channel Fir Filters in Fpga
This paper presents an FIR filter architecture suitable for embedded FPGA based applications. With the limited resource requirements and its high performance, the architecture is suitable to implement real time, multi-channel filtering structures even in smaller FPGAs.
متن کاملDesign of sharp FIR bandstop filters using quadrature masking filters
A novel computationally highly e cient realization of sharp symmetrical bandstop FIR lter is proposed. The new structure is derived using the frequency-response-masking technique, where the bandedge-shaping lter is derived from half-band lter by substituting each delay of the half-band lter by M delays. The masking lters are unconventional. They are quadrature lters derived from linear combinat...
متن کاملDesign and FPGA implementation of Digit-Serial FIR filters
In this paper the design of a family of digit-serial 8th-order FIR filters with programmable coefficients is presented. Both input data and coefficient size are 8 bits, but every filter of the family allows the computation with full precision of the intermediate data. The output data is truncated to 8 bits. The design of both, the digit-serial multiple precision multiply-and-accumulate and the ...
متن کاملA New Approach for Design Sharp Fir Filters Using Frequency Response Masking Technique
A new method to reduce the number of multipliers in the design of sharp FIR filter by frequency-response masking technique is presented. The success of the proposed method is based on a modified frequencyresponse masking approach where one of the subfilters in frequency-response masking approach is implemented by Interpolated Finite-Impulse Response (IFIR) technique. We have shown by example th...
متن کاملReconfigurable hardware for efficient implementation of programmable FIR filters
We present the architecture of a programmable FIR filter for use in DSP and communication applications. A filter with this architecture is capable of running a wide variety of single-rate and multirate filtering algorithms with low latency. Flexibility is achieved by distributed register files that store input data and filter coefficients. The functionality of the filter is programmed by a set ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2009
ISSN: 1349-2543
DOI: 10.1587/elex.6.1656